

1 **STRUCTURE AND METHOD TO FORM SOURCE AND DRAIN REGIONS**
2 **OVER DOPED DEPLETION REGIONS**

3
4 **Background of Invention**

5
6 **1) Field of the Invention**

7 This invention relates generally to a semiconductor device and a method
8 of fabrication of the same, more specifically this invention relates to a semiconductor
9 device and method of the same to reduce source/drain to substrate junction capacitance.

10
11 **2) Description of the Related Art**

12 The evolution of MOSFET technology has been governed by device
13 scaling for high performance of the transistor. Partially-depleted SOI (PDSOI) has become
14 one of the promising solutions for high performance sub- 100 nm gate length CMOS due to
15 the inherent advantages of a higher drain saturation current and reduced junction
16 capacitance. However there are problems associated with PDSOI CMOS devices. These
17 include wafer cost, history effect and self heating effect.

18
19 The following patents and literature are relevant technical art.
20 US 6,383,883B1 (Chen et al.) that shows a graded S/D region.
21

1 US 6,348,372B1 (Burr) shows a method to reduce S/D junction
2 capacitance.

3 US 2003/0132452 A1(Boriuchi) shows a recombination region below
4 and adjoining the S/D.

5 US 5,795,803(Takamura et al.) shows a multi-level/concentration well
6 process.

7 US 6,528,826 B2(Yoshida et al.) shows a depletion type device.

8 US 2002-009364A1(Inaba) shows a method to form a SODEL device.

9 US 5,712,204(Horiuchi) shows a method to reduce S/D junction
10 capacitance.

11 US Patent No: 5712204 shows a method of making a semiconductor
12 device having reduced junction capacitance between the source and drain regions and the
13 substrate.

14 Inaba et al., Article entitled: Method of forming an artificial depletion
15 layer below source/drain and Channel of the MOSFET to reduce junction capacitance
16 (SODEL FET), IEDM 2002, Toshiba.

17 However, there is a need for improved devices.

1

2

3

Summary of the Invention

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

It is an object of an embodiment of the present invention to provide a semiconductor device and method for fabricating the semiconductor device that reduced source/drain to substrate capacitance.

It is an object of an embodiment of the present invention to provide a semiconductor device and method for fabricating the semiconductor device with a doped depletion region under the source/drain regions of a transistor.

An embodiment of the present invention provides a method of manufacturing a semiconductor device which is characterized by:

a) forming a gate structure over on substrate being doped with a first conductivity type impurity;

b) performing a doped depletion region implantation by implanting ions being the second conductive type to the substrate to form doped depletion regions beneath and separated from the source/drain regions;

c) performing a S/D implant by implanting ions having a second conductivity type into the substrate to form S/D regions adjacent to the gate; the doped depletion regions have an impurity concentration and thickness so that the doped depletion regions are depleted due to a built-in potential created between the doped depletion regions and the substrate.

1
2 In another aspect of the embodiment, the doped depletion region are not
3 formed under the gate structure.

4 An embodiment of the present invention provides a semiconductor
5 device which is characterized by:

6 a semiconductor substrate having a surface; the semiconductor substrate
7 being doped with a first conductivity type impurity; the top portion of the semiconductor
8 substrate is comprised of a first doped layer of a first conductivity type;

9 a gate structure over the surface of the semiconductor substrate; the gate
10 structure comprising a gate dielectric layer and a gate electrode;

11 source/drain regions in the semiconductor substrate to oppose each
12 other with a channel region laterally residing therebetween at a location immediately
13 beneath the gate structure,

14 doped depletion regions of a second conductivity type in the a first
15 doped layer of a first conductivity type under the source/drain regions;

16 doped depletion regions are determined in impurity concentration and
17 thickness to ensure that this layer is fully depleted due to a built-in potential creatable
18 between the substrate and doped depletion regions.

19 whereby the doped depletion regions reduce the capacitance between
20 the source/drain regions and the substrate.

21

1 The above and below advantages and features are of representative
2 embodiments only, and are not exhaustive and/or exclusive. They are presented only to
3 assist in understanding the invention. It should be understood that they are not
4 representative of all the inventions defined by the claims, to be considered limitations on
5 the invention as defined by the claims, or limitations on equivalents to the claims. For
6 instance, some of these advantages may be mutually contradictory, in that they cannot be
7 simultaneously present in a single embodiment. Similarly, some advantages are applicable
8 to one aspect of the invention, and inapplicable to others. Furthermore, certain aspects of
9 the claimed invention have not been discussed herein. However, no inference should be
10 drawn regarding those discussed herein relative to those not discussed herein other than for
11 purposes of space and reducing repetition. Thus, this summary of features and advantages
12 should not be considered dispositive in determining equivalence. Additional features and
13 advantages of the invention will become apparent in the following description, from the
14 drawings, and from the claims.
15

Brief Description of the Drawings

The features and advantages of a semiconductor device according to the present invention and further details of a process of fabricating such a semiconductor device in accordance with the present invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which like reference numerals designate similar or corresponding elements, regions and portions and in which:

Figures 1A, 1B, 1C, 3A and 3B are cross-sectional views for illustrating a method for manufacturing a semiconductor device according to an embodiment of the invention.

Figures 2A, 2B, 2C, 3A and 3B are cross-sectional views for illustrating a method for manufacturing a semiconductor device according to an embodiment of the invention.

Figures 3A, 3B and 3C, are cross-sectional views for illustrating a structure and a method for manufacturing a semiconductor device according to an embodiment of the invention.

Figure 3C-1 shows a cross sectional view of a depleted junction according to the prior art.

Figure 4A is a graph of an active concentration profile taken along axis 6/6' in figure 3A for a NMOS device according to an embodiment of the invention.

1 Figure 4B is a graph of a net doping profile taken along axis 6/6' in
2 figure 3A for a NMOS device according to an embodiment of the invention.

3 Figure 5A is a graph of an active concentration profile taken along axis
4 6/6' in figure 3A for a PMOS device according to an embodiment of the invention.

5 Figure 5B is a graph of a net doping profile taken along axis 6/6' in
6 figure 3A for a PMOS device according to an embodiment of the invention.

7 Figure 6 shows a cross sectional view of an embodiment where the
8 doping levels the doped depletion region, substrate and S/D region have created a
9 depletion region (600 – grey region) the extends from the S/D region to the doped
10 depletion region.

11 Figure 7 shows a cross sectional view of an embodiment where the
12 doping levels the doped depletion region, substrate and S/D region have created a
13 depletion region (700 – grey region) that do not fully cover all the region 702 between the
14 S/D region and the doped depletion region.

15 Figures 8A to 8E show a third embodiment of the invention.

16 Figure 9A to 9E show a fourth embodiment of the invention.

Detailed Description of the Preferred Embodiments

Several embodiments of this invention will now be set forth in detail with reference to the accompanying drawings below. Note that although the embodiments below are all drawn to n-channel metal insulator semiconductor field effect transistors (MISFETs), this invention may also be applicable without any material alternations to p-channel MISFETs with respective portions being replaced by those of opposite conductivity types.

Example embodiments of the present invention will be described in detail with reference to the accompanying drawings. Embodiments of the present invention provide a device and a method of forming **doped depletion regions** (130) (or second impurity doped layer or counter doped regions – See E.g., Figure 3B) below the Source/Drain regions (150), but not under the channel (122) that reduce the junction capacitance between the source/drain regions 150 and the substrate 100. The doped depletion regions 130 are “counter doped” with an impurity opposite the channel type impurity so that the doped depletion regions 130 are depleted (of carriers because of the p-n junction) at zero bias.

In an aspect shown in figure 3B, the doped depletion regions (second impurity doped regions) 130 create “second depletion regions” 130D in substrate (e.g., the first impurity doped region 131) adjacent to the doped depletion regions 130. The

1 second depletion regions 130D are “depleted” of carriers (electrons and holes) due to the
2 n-p junction. Preferably the doped depletion regions 130 are doped lowly enough so that
3 the doped depletions regions 130 are fully depleted at zero bias. The doping concentration
4 of the doped depletion region 130 is selected so that the second depletion regions 130D
5 are “depleted” of carriers (electrons and holes). The second depletion regions 130D and
6 the doped depletion regions 130 reduce the junction capacitance (C_j) between the
7 source/drain regions and the substrate. Note that the second depletion region 130D and the
8 doped depletion region can be viewed as one entire depletion region that reduces the
9 junction capacitance (C_j) between the source/drain regions and the substrate.

10 Several embodiments of this invention will now be set forth in detail
11 with reference to the accompanying drawings below. Note that although the embodiments
12 below are drawn to n-channel metal insulator semiconductor field effect transistors
13 (MISFETs), this invention may also be applicable without any material alternations to p-
14 channel MISFETs with respective portions being replaced by those of opposite
15 conductivity types.

16

17 There are many options for the order sequence of the steps for forming
18 the LDD, S/D, Halo, threshold voltage I/I and doped depletion regions. Furthermore, the
19 process can include steps to dope the upper portion of the substrate (e.g., first doped region
20 131), especially in the area between the S/D 150 and doped depleted regions 130. For

1 example, field implants, Vt implants, halo implants can be performed to dope the first
 2 doped region 131. These order of these step is only limited by feasibility.

3 The table below list example process orders. Other steps can be
 4 performed in any order, such as field implants, Vt implants, and halo implants, etc.

5 Table A: example process step orders

Aspect			
1	2	3	4
Gate formation	Gate formation	Gate formation	Gate formation
LDD	doped depletion region	LDD	LDD
doped depletion region	LDD	Spacers	Spacers
spacers on gate	spacers on gate	doped depletion region	S/D
S/D	S/D	S/D	doped depletion region

6
 7 For example, there are two embodiments for the order of steps in the
 8 method of forming the doped depletion region and the LDD regions. In a first embodiment
 9 shown in figures 1A, 1B, 1C and 3A, the LDD regions (or extension regions) 120 are
 10 formed before the doped depletion regions 130. In the second embodiment shown in
 11 figures 2A, 2B, 2C and 3A, the doped depletion regions are formed before the LDD drain
 12 regions.

13 In a third embodiment shown in figures 8A to 8E, the doped depletion
 14 regions are formed before the S/D regions. In a fourth embodiment shown in figure 9A to
 15 9E, S/D regions are formed before the doped depletion regions. In addition, multiple

1 spacers can be used in obtain the correct spacing between the dope depletion regions (see
2 e.g., figures 8D-1, 8D-2 and 8D-3.)

3

4 **First example embodiment**

5 ***A. form a gate structure (109) over on a first conductive type substrate (100)***

6 As shown in figure 1A, we provide a substrate 100. The substrate (or
7 well around the device) is doped with a dopant of a first conductivity type. The
8 source/drain regions, LDD's and doped depletion regions are doped with the opposite
9 type (or second type) impurity as the channel region and substrate. The channel region is
10 preferably part of the first impurity doped layer (131) and may include the substrate. The
11 substrate can include n and/or p doped wells in the substrate around the S/D and doped
12 depletion regions.

13 To form a NMOS device, the channel region and substrate 100 are
14 doped with a p-type impurity. For example the substrate can have a boron concentration
15 between $1E17$ to $1E19$ atom/cc. Note the substrate 100 can be a p-well in a substrate
16 structure. Also, the top section of the substrate 100 can be an epitaxy layer.

17 To form PMOS devices, the substrate has n-type doping. For example
18 the substrate can be doped with As or P with a concentration between $1E17$ to $1E19$
19 atom/cc. Note the substrate 100 can be a n-well in a substrate structure.

1 The semiconductor substrate can be comprised of : silicon (Si),
2 germanium (Ge), gallium arsenide (GaAs), silicon-germanium (SiGe), and epitaxial
3 semiconductor layer-on-substrate materials.

4 Isolation regions 102, as shown in figure 1, can be formed at any point
5 in the process. Isolation regions 102 are preferably shallow trench isolation (STI) regions.

6 ***B. gate structure 109 and channel 122***

7 Referring to figure 1A, we form a gate structure (109) over on a first
8 conductive type substrate 100.

9 We form a gate dielectric layer 104 on a first conductive type substrate
10 100. The gate dielectric layer is preferably comprised of silicon oxide or a high k material
11 and preferably had a thickness between 10 and 400 Å.

12 Next, we form a conductive layer 108 on the gate dielectric layer 104.
13 The conductive layer 108 is comprised of polysilicon or metal and preferably has thickness
14 between 500 and 2000 Å.

15 The conductive layer 108 and the gate dielectric layer 104 are patterned
16 to form a gate structure 109. The gate structure is preferably comprised of the gate
17 dielectric 104 and the gate electrode 108.

18 The gate structure 109 and Channel (length) preferably have a width
19 between 40 nm and 0.5 μm.

1 A channel region 122 is under the gate structure 109. The channel
2 region 122 preferably has the same concentration or high concentration as the substrate or
3 well 100. Preferably the channel region preferably has a concentration between $1E15$ and
4 $1E18$ atom/cc.
5

6 ***C. perform a LDD implantation***

7 Still referring to figure 1A, we perform a LDD implantation (or
8 extension region implant) by implanting ions being a second conductive type (opposite the
9 conductivity type of the substrate) into the substrate using the gate structure 109 as a mask
10 to form LDD regions 120.

11 For a NMOS device, the LDD implantation is preferably performed by
12 implanting As ions at a dose between $5E12$ and $1E15$ atoms /cm², at an energy between 1
13 keV and 10 keV.

14 For a PMOS device, the LDD implantation is preferably performed by
15 implanting Boron ions at a dose between $1E13$ and $5E15$ atoms /sq-cm, at an energy
16 between 0.1 keV and 10 keV. The LDD regions can be anneal after the LDD implant or
17 after the S/D ion implant (I/I) or doped depletion region I/I.

1 ***D. form a doped depletion region 130 beneath and separated from the***
2 ***source/drain regions***

3 As shown in figure 1B, we form depletion doped regions 130 below the
4 source/drain regions. We implant ions being the second conductive type to the substrate
5 using the gate structure 109 as a mask, to form a doped depletion region 130 beneath and
6 separated from the source/drain regions. Preferably the implant is about vertical implant
7 such as at an angle between 0 and 7 degree relative to vertical. Preferably, a doped
8 depletion region 130 not formed is under the gate electrode 108 or the channel region 122.

9 Preferably the doped depletion region has an second type impurity
10 concentration slightly higher than the total first conductivity type dopants in the substrate
11 between the doped depletion regions 130 and S/D regions 150 or (first impurity doped
12 region 131). Preferably the doped depletion regions 130 have an impurity concentration
13 high enough to counter act the opposite impurity concentration in the substrate so that a
14 portion of the lightly doped depletion region 130 has effectively a net impurity
15 concentration between $1E16$ and $5E18$ atoms/cc. This portion of the doped depletion
16 region is electrically effectively an insulator (like a dielectric layer).

17
18 The doped depletion region can be annealed after the S/D implant
19 preferably a RTA at a temperature about 1000°C for less than 10 seconds.

20 For NMOS devices, the S/D and doped depletion region are doped
21 with a n-type second conductivity dopant. The doped depletion region implantation is

1 preferably performed by implanting As or P ions at a dose between $5E12$ and $5E13$
2 atoms/cm², at an energy between 100 keV and 500 keV. The doped depletion region 130
3 preferably has a depth 136 below the substrate surface between 0.09 μm and 0.7 μm and
4 more preferably between 0.24 and 0.55 μm .

5 For PMOS devices, the doped depletion region implantation is
6 preferably performed by implanting Boron ions at a dose between $5E11$ and $5E13$
7 atoms/cm², at an energy between 50 keV and 200 keV. The doped depletion region 130
8 has a depth 136 below the substrate surface between 0.09 μm and 0.7 μm and more
9 preferably between 0.24 and 0.55 μm .

10 ***E. spacers 140***

11 As shown in figure 1C, we form a spacer 140 on a sidewall of the gate
12 structure 109. The spacer 140 preferably has a thickness between about 400 and 1200 Å.

13 ***F. S/D regions 150***

14 As shown in figure 3A, we form source /drain (S/D) regions 150 in the
15 substrate. The S/D regions are preferably formed using a S/D implant process by
16 implanting ions having a second conductivity type into the substrate using the gate
17 structure and the spacers as a mask. The S/D regions preferably have an impurity
18 concentration between about $5E18$ and $5E20$ atoms/cc.

1 The S/D regions can be annealed by a RTA or a spike anneal. A
2 preferred spike anneal is (1) T from about 600 °C to about 1100°C in 1 to 2 seconds; and
3 (2) maintain at 1100°C for about 0.5 sec.; and (3) lower temperature from 1100°C to about
4 600C °in about 4 seconds.

5 For NMOS devices, the S/D implant is preferably performed by
6 implanting Arsenic (As) or Phosphorus (P) ions at a dose between 5E14 to 1E16
7 atoms/cm², at an energy between 50keV and 80keV. The S/D region preferably has a
8 maximum depth below the substrate surface of between 0.04 μm to 0.5 μm.

9 For PMOS devices, the S/D implant is preferably performed by
10 implanting boron ions at a dose between 5E14 to 1E16 atoms/cm², at an energy between
11 50keV and 80keV. The S/D region preferably has a maximum depth 152 below the
12 substrate surface of between 0.04 μm to 0.5 μm.

13

14 ***G. doped depletion region 130 and depletion region 130D***

15 As shown in figures 3B and 3C, a depletion region 130D is adjacent
16 and around the doped depletion region 130. Also, a S/D depletion region 150D is adjacent
17 to the S/D region 150. The depletion region 130D and S/D depletion region 150D are
18 depleted of carriers. Doped depletion region 130 is also depleted of carrier and can be
19 visualized as one whole depleted region which reduce junction capacitance.

1 **H. depletion regions**

2 As illustrated in figure 3C-1, depletion regions are regions where the
3 carriers (e.g., electrons and holes) are depleted. For example, a depletion region is formed
4 at a N-type and a P-type junction between a n and a p region. For a n-type/p-type junction,
5 due to the built in potential, a depletion region will be formed at equilibrium even without
6 biasing.

7 With lower n-type or p-type doping concentration, the depletion region
8 could be wider.

9 For the embodiment show in figure 3B, there are two P/N junctions: a
10 first junction 200 between the S/D 150 to substrate (first doped layer 131) and a second
11 junction 202 between the substrate (first doped layer 131) and the second doped region
12 130.

13 Due to the lower doping concentration of the doped depletion region
14 130 compared to the S/D regions 150, the depletion region 130D is wider than that of the
15 S/D depletion region 150D. By manipulation of the dopant concentration of S/D, first
16 doped region 131 and the doped depletion region 130, the doped depletion region 130 can
17 be fully depleted. The doped depletion region 130 is fully depleted due to the merging of
18 the depletion at junctions 202 204.

19 To the lower the C_j (junction capacitance), the S/D depletion region
20 150D and depletion region 130D can be adjusted to meet or not meet. As shown in figure

1 3B, the S/D depletion region 150D may not join with depletion region 130D. As shown in
2 figure 3C, the S/D depletion region 150D may join with depletion region 130D.

3 Biasing will also result in widening or narrowing a depletion region.
4 under normal device operation bias, the depletion regions 150D and 130D would become
5 even wider.

6 As shown in figures 3B and 3C, the substrate between the doped
7 depletion region 130 and the S/D regions 150 (e.g., first doped region 131) can be
8 “depleted” when there is no voltage on the S/D and substrate. It depends on the doping
9 concentration of the doped depletion region 130, substrate doping 131 and distance from
10 the S/D regions 150 to the doped depleted region 130.

11

12 In the depletion regions 130D, the net concentration of
13 carriers/impurity is low and therefore the depletion regions 130D and doped depletion
14 regions 130 isolate the S/D regions from the substrate. The depletion region 130D has a
15 net impurity concentration of the opposite conductivity as the S/D and doped depletion
16 region.

17 The first doped region 131 can have a height 134 between 0.05 μm and
18 0.2 μm (microns).

19 The doped depletion region 130 preferably has a height 132 between
20 0.05 and 0.3 microns and has a depth 136 between 0.09 and 0.7 microns below the

1 substrate surface. The dimension and doping of the doped depletion region 130 depend on
2 factors such as the technology node and substrate doping.

3 The concentration of the substrate between the S/D 150 and lightly
4 doped depletion regions 130 (e.g., region 131) is preferably between $1\text{E}16$ and $1\text{E}18$
5 atom/CC. Implants, such as Halo, threshold voltage implant, punchthru implant, etc. can
6 be used to change the concentration of the substrate between the S/D 150 and lightly doped
7 depletion regions 130 (e.g., region 131).

8 Note that the total width of the depletion region 130D is controlled by
9 at least two factors. First, the width is controlled by the concentration doping of the p-type
10 and n-type regions, (Concentration of the S/D 150, the substrate 100 and the doped
11 depletion region 130). Second, the width is also controlled by the voltage potential, V_0 ,
12 which is caused by the electric field in the depletion region. This electric field is made
13 stronger when an external voltage source is used to reverse bias the junction.

14 As shown in figure 3A, in embodiments, doped depletion region 130 is
15 not a n-well or p-well. Also, the doped depletion region are not designed to create more
16 abrupt or shallower S/D regions. Also, in embodiments, no isolation/dielectric layer (e.g.,
17 oxide) is below the doped depletion region as in a SOI device.

1 **Second embodiment**

2 As shown in figures 2A, 2B, 2C and 3A, the doped depletion region 130
3 can be formed before the LLD regions 152. Unless otherwise stated the process steps can
4 be performed as described above in the first embodiment.

5 Figure 2A shows the formation of the gate structure 109 preferably
6 comprising a gate dielectric 104 and a gate electrode 108.

7 Next, the doped depletion region 130 is formed by an implant process as
8 described above.

9 Referring to figure 2B, LDD regions 152 are formed by in implant
10 process as described above.

11 As shown in figure 2C, spacers 140 are formed on the sidewalls of the
12 gate structure 109 as described above.

13 As shown in figure 3A, source/drain (S/D) regions are formed by an
14 implant process as described above. The anneal for the implanted regions is preferably
15 performed after the S/D implant.

16

17 **Third Embodiment**

18 In a third embodiment shown in Figures 8A to 8E and described in
19 table A, column 3, the doped depletion regions are formed before the S/D regions. The
20 processes are similar to that described above in the first and second embodiments.

1 Figure 8A shows a gate structure (e.g., gate and gate dielectric) formed
2 over substrate.

3 Figure 8B shows a LDD region implanted into the substrate.

4 Figure 8C shows spacers formed on the gate sidewall.

5 Figure 8D shows dope depletion regions formed by an implant process.

6 Figure 8E shows S/D regions formed by an implant process.

7

8 **Multiple spacers aspect**

9 Figures 8D, 8D-1 and 8D-2 shows aspects of the invention where two or
10 more spacers can be formed on the gate structure to increase the spacing between the
11 doped depletion regions.

12 Figure 8D-1 shows a second spacer formed on a first spacer. Then the
13 dope depletion regions are formed using the gate, first and second spacers as masks. The
14 spacing X2 between the doped depletion regions is larger than the spacing X1 (figure 8D)
15 where one spacer is used.

16 Figure 8D-2 shows a third spacer formed on the second spacer. Then the
17 dope depletion regions are formed using the gate, first and second spacers as implant
18 masks. The spacing X3 between the doped depletion regions is larger than the spacing X1
19 (figure 8D) or X2 (figure 8D-2).

1 The spacers can increase or change the spacing between the doped
2 depletion regions. As the channel length shortens, the two doped depletion regions get
3 closer together. This makes the short channel effect (SCE), which is undesirable, more
4 serious. Therefore, one advantage of using multiple spacers to increase the spacing
5 between the doped depletion regions, hence reducing short channel effects.

6 In addition, the S/D implant can be performed with one or more spacers
7 at any step in a multiple spacer process. This allows tailoring of the spacing between the
8 S/D regions and between the doped depletion regions.

9

10

11 **Fourth Embodiment**

12 In a fourth embodiment shown in figure 9A to 9E, S/D regions are
13 formed before the doped depletion regions.

14 Figure 9A shows a gate structure (e.g., gate and gate dielectric) formed
15 over substrate.

16 Figure 9B shows a LDD region implanted into the substrate.

17 Figure 9C shows spacers formed on the gate sidewall.

18 Figure 9D shows S/D regions formed by an implant process.

19 Figure 9E shows the doped depletion regions formed by an implant
20 process.

1 **Graphs**

2 Figure 4A is a graph of an active concentration profile taken along axis
3 6/6' in figure 3A for a NMOS device according to an embodiment of the invention.
4 The profiles taken in figures 4A and 4B used a P implant with a dose of $8.5E12$ atom/sq-
5 cm and an energy of 150 Kev to form the doped depletion region 130. Note that the
6 concentration of the Phosphorous (P) (2^{nd} conductivity type for NMOS) is chosen such that
7 it is above the substrate background doping (1^{st} conductivity type) (e.g., the first doped
8 layer 131 concentration). The NMOS has a 90nm channel length nMOSFET.

9
10 Figure 4B is a graph of a net doping profile taken along axis 6/6' in
11 figure 3A for a NMOS device according to an embodiment of the invention.

12
13 Figure 5A is a graph of an active concentration profile taken along axis
14 6/6' in figure 3A for a PMOS device according to an embodiment of the invention. The
15 pMOS has a $0.18\ \mu\text{m}$ channel length.

16 The profiles taken in figures 5A and 5B used a B implant with a dose of
17 $1.1E12$ atom/sq-cm and an energy of 120Kev to form the doped depletion region 130.

18 Figure 5B is a graph of a net doping profile taken along axis 6/6' in
19 figure 3A for a PMOS device according to an embodiment of the invention.

20 The y scale is the distance from the substrate surface. The vertical axis gives the net
21 doping. The negative sign implies p-type while the positive sign implies n-type. The S/D

1 region in figure 5B is actually p –type with a concentration of about $1E 20/CC$ (off the
2 graph).

3 Figure 6 shows a cross sectional view of an embodiment where the
4 doping levels the doped depletion region, substrate and S/D region have created a
5 depletion region (600 – grey region) the extends from the S/D region to the doped
6 depletion region.

7 Figure 7 shows a cross sectional view of an embodiment where the
8 doping levels the doped depletion region, substrate and S/D region have created a
9 depletion region (600 – grey region) that do not fully cover all the region between the S/D
10 region to the doped depletion region. The NMOS device is figure 7 was formed using a
11 dose of $1E13$ atom/cc, 155 KeV P implant to form the doped depletion region beneath the
12 S/D.

13

14 **Examples**

15 The table below compares a conventional NMOS transistor (no doped
16 depletion region) with a NMOS transistor formed using a $1E13$ atom/sq-cm, 155KeV P
17 implant to form a n-type doped depletion region.

18

- 1 Table: Embodiment's MOS Tx with doped depletion region compared to conventional TX

Parameter	Embodiment	Conventional Tx
Cj @ 0V (F/sq-cm) cap. between S/D and substrate	8.00 E-08	1.93E-07
Cj @ 1.2 ((F/sq-cm) cap. between S/D and substrate	3.43E-08	1.3E-07

2

3

Cj is the junction capacitance between source/drain and substrate.

4

1 The table above shows the C_j @ 0V and the C_j @ 1.2 V is reduced for
2 the embodiment..The embodiment's doped depletion region 130 reduces the C_j because the
3 of the overall increase in depletion width (e.g., 150D 130D) introduced by the doped
4 depletion region 130. This is an advantage because the width of the depleted region 130D
5 and the width of depleted doped region 130 adds on to the S/D depletion region 150D
6 beneath the source/drain junction thereby increasing the total depletion width. Note, before
7 the introduction of the depletion doped region 130 (i.e., normal MOSFET), the depletion
8 region is only give by the S/D depletion region 150D. The embodiment's additional doped
9 depletion region 130 and depletion region 130D further increase the effective depletion
10 regions and reduce C_j .

11 The equation for C_j is shown below:

12 $C_j = (\epsilon A) / t$

13

14

15 where:

16 t is the depletion region thickness.

17 A is the area

18 C_j is the junction capacitance between source/drain and substrate.

19

1 **A. Advantages of embodiment's doped depletion regions 130 only under S/D**
 2 **regions and not under channel region**

3 In a preferred embodiment of the invention, as shown in figure 3A, the
 4 doped depletion regions 130 only under S/D regions and not under channel region 122.

5 In an alternate design, the doped depletion layer is formed as a
 6 continuous layer under below the S/D and under the channel. However, this continuous
 7 doped depletion layer might provide an alternative for current flow under high biasing at the
 8 drain. Thus this alternate design would have reduced breakdown voltage. In contrast, in
 9 the preferred embodiment's devices, the doped depletion region 130 not formed under the
 10 channel and therefore the doped depletion regions are spaced apart, and the BV_{sd} is higher.

11 Below is a table in simulated results comparing (NMOS) (1) (as
 12 shown in figure 3,) the doped depletion regions 130 only under S/D regions and not under
 13 channel region 122 and (2) an alternate device with the doped depletion regions under S/D
 14 regions and the channel region that shows the embodiment's Breakdown voltages are
 15 higher which is an advantage.

16 **Table:**

	embodiment's structure – doped depletion region under S/D not channel	alternate structure with doped depletion region under both S/D and channel
BV_{sd} (nMOS) (volts)	3.0	2.6
BV_{sd} (pMOS) (volts)	-4.4	4.15

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

Breakdown voltage (BV_{sd}) is the voltage applied at the drain that results in a specific amount of current flow from the source to the drain (while keeping the gate electrode grounded or at a 0V bias). This is the voltage above which the device is considered to have broken down due to unacceptable leakage current from the source to the drain. The embodiment's higher BV_{sd} implies that the device is able to operate or survive a higher biasing applied to the drain, giving the rise to higher and better reliability.

In addition the embodiment's doped depletion regions 130 do not have self heating compared to SOI device.

The above examples shows a process of forming a FET device having a doped depletion region below the S/D regions. Any process can be used to form the FET, including the gate structure and the embodiments are not limited to the illustrated methods. For example, many processes can also be used including inverse gate processes, raised S/D process, etc.

In the above description numerous specific details are set forth in order to provide a more thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that the present invention may be practiced without these details. In other instances, well known process have not been described in detail in order to not unnecessarily obscure the present invention.

1 While the invention has been particularly shown and described with
2 reference to the preferred embodiments thereof, it will be understood by those skilled in
3 the art that various changes in form and details may be made without departing from the
4 spirit and scope of the invention. It is intended to cover various modifications and similar
5 arrangements and procedures, and the scope of the appended claims therefore should be
6 accorded the broadest interpretation so as to encompass all such modifications and similar
7 arrangements and procedures.
8